In Intel quad core technology, the package has two bus interfaces but I think one QPI interface. In relation with system management interrupt pin or SMI#, do we have two SMI# pins or each core has a separate SMI# pin?

What does two bus interfaces mean? Are they PCI bus interfaces with PCI bus signals and pins?

Posted on 2010-07-06 01:21:42 by logicman112